This job posting isn't available in all website languages

Staff Physical Design Engineer (Global Timing)

Physical Design & Layout
182557 Requisition #
Thanks for your interest in the Staff Physical Design Engineer (Global Timing) position. Unfortunately this position has been closed but you can search our 439 open jobs by clicking here.
  • BSEE or MS with 7-10 years of experience running an industry standard EDA tool for global timing is required (PrimeTime preferred).
  • Experience in tape-outs of high performance SOC is highly desired.
  •  Understanding of several timing-related concepts is required: setup, hold, clocking, timing corners, timing constraints, noise, and process variation.
  • Physical design knowledge, from netlist handoff to GDS tape out including floor planning, place and route, clock tree synthesis, timing closure and physical verification.
  • Knowledge of scripting languages such as Perl/TCL is required.
  • Diligent, detail-oriented, and handle assignments with minimal supervision.
  • Must possess good communication skills, self-driven individual and a good team player.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Previous Job Searches

Activity Feed

Job shares through Marvell Semiconductor
Someone applied to the ASIC Design Engineer - Entry Level Professional position. 5 minutes ago
Someone applied to the Program management intern position. 24 minutes ago
Someone applied to the Hardware Engineer Intern position. 34 minutes ago
Someone applied to the Firmware Engineer - Intern position. 45 minutes ago
Someone applied to the Design Verification Intern position. 52 minutes ago