🌎
This job posting isn't available in all website languages

Staff Physical Design Engineer

📁
Physical Design & Layout
📅
182692 Requisition #
Marvell is disrupting the high end server market by delivering high performance ARM processors to the industry. We are looking for motivated individuals to join our physical design team as we expand the ARM processor product line into higher frequencies and lower process technologies. The complexity of the FINFET, triple pattern technology combined with the power of the latest EDA tools requires physical designers to not just be experts on the EDA tools, but also understand the fundamentals of circuit design, aware of foundry design rules, participate in microarchitecture discussions, and have solid programming skills. If you enjoy a challenge and an opportunity to grow with us, send in your application.
Responsibilities:
• Develop the methodology and implement the power distribution for high end server class processor chips in finfet process.
• Specify the power distribution scheme and define dynamic and static targets for EM/IR EDA tools to insure the power grid implementation meets all specifications.
• Integrate the power grid within the limitations of a high-performance processor implementation. For example: multiple power domains, custom memory and IP power regions, minimize limitations on std cell placement, tradeoff between routing tracks and robust power delivery.
• Create a chip power model for use in board and package simulations.
• Lead and mentor junior employees. 

Requirements:
• Prior experience with power distribution on chips in finfet process, preferably on high frequency, high power designs with multiple power domains
• Good understanding of underlying theory of EM/IR, ESD with practical knowledge of steps needed to mitigate the impact of these constraints on the power grid
• Familiar with power distribution analysis, RC extraction and correlation, xtalk analysis, DRC/LVS and tapeout issues.
• Proficiency with Spice and/or any fast simulator and hands-on power verification using spice
• Working knowledge of P&R implementation in finfet processes
• Proficiency using Perl/Python, TCL, Make scripting, calibre coding.
• Experience with double pattern finfet required, experience with triple pattern process nodes a plus.

Other Skills:
• Demonstrates good analysis and problem-solving skills.
• Inherent sense of urgency and accountability.
• Ability to define problems, issues and opportunities, analyze data, establish facts, and draw valid conclusions from various datasets.
• Ability to multi-task in a fast-paced environment.

Education:
• MSEE 8+ years’ experience or BSEE with 10+ years related experience

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.


Previous Job Searches

Activity Feed

32047
Job shares through Marvell Semiconductor
Someone applied to the RTL Design Intern position. 2 hours ago
Someone applied to the Director, Hardware Design Engineering position. 2 hours ago
Someone applied to the Senior Staff Physical Design Engineer (Global Timing) position. 3 hours ago
Someone applied to the Intern - Software/firmware engineer position. 5 hours ago
Someone applied to the Entry Level Post-Silicon Systems Validation Engineer position. 5 hours ago

Similar Listings

United States, California, San Jose

📁 Physical Design & Layout

Requisition #: 181975

United States, California, San Jose

📁 Physical Design & Layout

Requisition #: 181977

United States, California, San Jose

📁 Physical Design & Layout

Requisition #: 182557