🌎
This job posting isn't available in all website languages

Staff Digital IC Design Engineer

📁
Design Engineering
📅
182709 Requisition #
The staff digital IC design engineer will be responsible for developing next generation SOCs for Server processor group. The role will require the candidate to understand and work on all aspects of SOC development from micro architecture, front end design, and full chip integration.

In this role you will:
  • Manage IP dependencies, planning and tracking of all frontend RTL design related tasks.
  • Work with the verification engineers to help on the verification strategies and participate in test plan and coverage reviews.
  • Close interaction with Physical Design designers in implementation, planning, and meeting the frequency targets.
  • Communicate and work with Software, Firmware and Validation teams for the silicon bring up.
Requirements: 
  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 5-10 years of related professional experience. Or Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3-5 years of experience.
  • Must possess knowledge in Building SOC full chip planning and integrating the soft and hard IP’s.
  • Must have hands on experience with CDC, Lint, LEC and formal flows.
  • Knowledge on multi-domain clock synchronization, pipelining, and low-power design techniques.
  • Experience in Perl, Python and shell scripting.
  • Good understanding of USB/I2C/PMBUS/SMBUS protocols.
  • Experience in design of bridging logic, ring topology, and DMA concepts.
  • Hands-on RTL coding experience using Verilog/System Verilog.
  • Must have working knowledge of SDCs, Synthesis, STA and block timing closure.
  • Working experience in DFT concepts, ATE, and PRBS Loopbacks.
  • Experience with HW Design Tools, such as simulation, synthesis, waveform viewers, and debugging.
  • Must have effective interpersonal, teamwork, and communication skills.
  • Must be able and willing to work independently.
  • Must have the ability to multi-task in a fast-paced environment.

#LI-TM1
#GLDR

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.


Previous Job Searches

Activity Feed

32047
Job shares through Marvell Semiconductor
Someone applied to the RTL Design Intern position. 42 minutes ago
Someone applied to the Director, Hardware Design Engineering position. 49 minutes ago
Someone applied to the Senior Staff Physical Design Engineer (Global Timing) position. 2 hours ago
Someone applied to the Intern - Software/firmware engineer position. 4 hours ago
Someone applied to the Entry Level Post-Silicon Systems Validation Engineer position. 4 hours ago

Similar Listings

United States, California, San Jose

📁 Design Engineering

Requisition #: 181323

United States, California, San Jose

📁 Design Engineering

Requisition #: 182805

United States, California, San Jose

📁 Design Engineering

Requisition #: 181902