This job posting isn't available in all website languages

Staff CPU/Caches Verification Engineer

Design Engineering
190519 Requisition #

Sr CPU/Caches verification Engineer

Successful candidate will be a verification engineer, responsible for verification of a high-performance CPU focusing on the caches, in Marvell’s best in class ThunderX 64-bit ARMv8 Data Center & Cloud Processors.  The ThunderX product family offers an unprecedented level of integration and industry leading SoC performance enabling servers & appliances that are optimized for compute, storage, network and secure compute workloads in the cloud


  • Verification of one or more CPU-cache blocks of a high performance CPU/Memory subsystem both architecturally and micro-architecturally
  • Work closely with architects/RTL engineers to bringup a new architecture/micro-architecture on the verification environment
  • Understand micro-architecture of the block/s to be verified, and develop and execute testplans for the same
  • Own and debug failures in simulation to root-cause problems
  • Closely work with RTL engineers of block being verified for verification execution, and debug


  • Good CPU architecture/micro-architecture knowledge  (one of MIPS/PowerPC/ARM/x86/SPARC architectures, CPU pipeline, out-of-order, superscalar, caches)
  • Working knowledge and experience on Verilog
  • Strong programming background on C++ and/or System Verilog
  • Knowledge of unix/linux environment and scripting (perl/python)
  • Knowledge/experience in memory consistency/coherency is a plus
  • BS (EE or CS) required with 5-10 years relevant experience. MS (EE or CS) preferred
  • Self-motivated team player with excellent problem solving skills



All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Previous Job Searches

Activity Feed

Job shares through Marvell Semiconductor
Someone applied to the Digital Design Engineer- Entry Level position. 10 minutes ago
Someone applied to the Intern - Physical Design Engineer position. 17 minutes ago
Someone applied to the Senior Manager – Software/Firmware Engineering position. 23 minutes ago
Someone applied to the Web Application Developer Intern position. 24 minutes ago
Someone applied to the Sr. Staff Design Engineer position. 29 minutes ago

Similar Listings

United States, California, Santa Clara

📁 Design Engineering

Requisition #: 182571

United States, California, Santa Clara

📁 Design Engineering

Requisition #: 181047

United States, California, Santa Clara

📁 Design Engineering

Requisition #: 182521