🌎
This job posting isn't available in all website languages

Sr. level Digital IC Design Engineer - SSD, RTL, ASIC Flows - HOT!!!

📁
Design Engineering
📅
180555 Requisition #
APPLY FOR JOB
SHARE
ALERTS SIGN UP
 

About the Position:

Our team is building key IPs in SSD controller, like NVMe IP and flash controller IP. These IPs decide the functions and performance of SSD controller. Due to broad range of market targets, this team is required to make design flexible to support requirement from different market segments in a short period of time. This position will expose to this design technic and as well all algorithms like interface with host and NAND and advanced LDPC error correcting technology.

 

  • The challenge of this position as Senior Digital IC design engineer is to gain deep understanding of NVMe protocol or NAND interface protocol and our SSD IP/SOC architecture. Then you will need to work with the team to discuss IP architecture and implement it in RTL. You will also be involved in writing design spec and product spec, cleaning up design issues and trouble shooting silicon issues with validation team and FAE team.

 

Responsibilities:

o   Develop next generation SSD controller utilizing advanced digital technologies.

o   Join discussion of architecture definition

o   Implement design with RTL 

o   Synthesis (Synopsys DC/ Cadence Genus)

o   LINT and CDC check

o   Perform functional verification of design on block and system level.

o   Work with SOC verification team and validation team to roll up test cases and leverage existing codes.  

o   Writing design documentation, description and information to internal and external customers.


#LI-KB1

#GLDR


 

Minimum Qualifications:

o   MSEE with 2+ years of experience in RTL, ASIC design flows, etc.

o   Verilog RTL Design experience

o   Synthesis tools experience

o   LINT, CDC tools experience


 

Preferred Qualifications:

o   LINT, CDC tools experience

o   Scripting/programming language like PERL/Python, TCL and C/C++

o   Familiarity of ASIC design flow

o   Good communication and interpersonal skills

o   Knowledge of NVMe protocol is a plus.

o   Knowledge of NAND interface protocol (ONFI, Toggle) is a plus

o   Knowledge of SSD controller architecture is a plus

o   Knowledge of LDPC code design or algorithm is a plus

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.


Previous Job Searches

Activity Feed

23432
Job shares through Marvell Semiconductor
Someone applied to the Hardware Engineering - Hardware Design position. Less than a minute ago
Someone applied to the Entry Level: Analog Design Engineer position. About a minute ago
Someone applied to the Staff Software Engineer position. 2 minutes ago
Someone applied to the Software Testing Intern position. 3 minutes ago
Someone applied to the Embedded Software Engineer - VC++, Drivers, Ethernet position. 3 minutes ago

Similar Listings

United States, California, Santa Clara

📁 Design Engineering

Requisition #: 181218

United States, California, Santa Clara

📁 Design Engineering

Requisition #: 181047

United States, California, Santa Clara

📁 Design Engineering

Requisition #: 180396