🌎
This job posting isn't available in all website languages

Sr. level Digital IC Design Engineer - SSD, RTL, ASIC Flows - HOT!!!

📁
Design Engineering
📅
180555 Requisition #
Thanks for your interest in the Sr. level Digital IC Design Engineer - SSD, RTL, ASIC Flows - HOT!!! position. Unfortunately this position has been closed but you can search our 439 open jobs by clicking here.
 

Minimum Qualifications:

o   MSEE with 2+ years of experience in RTL, ASIC design flows, etc.

o   Verilog RTL Design experience

o   Synthesis tools experience

o   LINT, CDC tools experience


 

Preferred Qualifications:

o   LINT, CDC tools experience

o   Scripting/programming language like PERL/Python, TCL and C/C++

o   Familiarity of ASIC design flow

o   Good communication and interpersonal skills

o   Knowledge of NVMe protocol is a plus.

o   Knowledge of NAND interface protocol (ONFI, Toggle) is a plus

o   Knowledge of SSD controller architecture is a plus

o   Knowledge of LDPC code design or algorithm is a plus

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.


Previous Job Searches

Activity Feed

37962
Job shares through Marvell Semiconductor
Someone applied to the Web Application Developer Intern position. 3 minutes ago
Someone applied to the Director/Sr. Director of Product Marketing position as a result of Senthil Nathan Sivaraj's referral. 5 minutes ago
Someone applied to the Design Verification Engineer position as a result of Harshal Chakor's referral. 9 minutes ago
Someone applied to the Design Verification Engineer position. 14 minutes ago
Someone applied to the Hardware Engineering - Lab Technician position. 14 minutes ago
Please try again.

Oops!

Either there was a problem on our end with the action you just performed, or we are currently having technical difficulties with our system. Please try again later.