🌎
This job posting isn't available in all website languages

Senior Engineer, Physical Design

📁
Physical Design & Layout
📅
180527 Requisition #
Thanks for your interest in the Senior Engineer, Physical Design position. Unfortunately this position has been closed but you can search our 187 open jobs by clicking here.

  • BS/MS+ in EE/CS required
  • Have DRC/LVS/ERC/Antenna debugging skills
  • Knows Synopsys /Cadence place-and-route tool set and physical design project implementation.
  • Good programming skill.
  • Capable of writing Tcl or Perl.
  • Familiar with synthesis, static timing analysis is an advantage.
  • Familiar with RTL Design in Verilog is an advantage..
  • Self-motivated team worker, good verbal and written communication skills in English.
  • 6+ years relative work experiences are preferred.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status


Previous Job Searches

Activity Feed

19967
Job shares through Marvell Semiconductor
Someone applied to the RFIC Design Engineer - Analog, deep sub-micron CMOS technologies position. 40 minutes ago
Someone applied to the Analog RFIC Design Engineer - CMOS, Wireless LAN, MIMO - 170134KB position. 47 minutes ago
Someone applied to the Senior Instructional Designer/Technologist position. About an hour ago
Someone applied to the Project Analyst - Associate Project Manager position. About an hour ago
Someone applied to the Entry Level: Digital IC Design Engineer II position. 2 hours ago

Similar Listings

China, Shanghai, Shanghai

📁 Physical Design & Layout

Requisition #: 180864