🌎
This job posting isn't available in all website languages

Senior Digital IC Design Engineer - Verification

📁
Design Engineering
📅
180884 Requisition #
APPLY FOR JOB
SHARE
ALERTS SIGN UP
About the Position:

Our team is building key IPs in SSD controller, like NVMe IP and flash controller IP. These IPs decide the functions and performance of SSD controller. Due to broad range of market targets, this team is required to make design flexible to support requirement from different market segments in a short period of time. This position will expose to this design technic and as well all algorithms like interface with host and NAND and advanced LDPC error correcting technology.
 
This position in particular is focusing on NVMe IP. The challenge of this position as senior staff design verification engineer is to have deep understanding of NVMe protocol and our NVMe IP architecture. Then you will need to design UVM-based test environment to cover as many corners as possible. You will need to involve to come up with test plan, coverage check points, coverage script, test bench architecture, sequence agent design, scoreboard design … etc.

Responsibilities:
o   Develop next generation SSD controller utilizing advanced digital technologies.
o   UVM test bench development
o   Perform Lint, CDC and LEC.
o   Perform power and performance analysis for various types of IPs.
o   Perform functional verification of design on block and system level.
o   Review design documentation, description and information to internal and external customers.
 Minimum Qualifications:
o   MSEE with 2-5 years of experience in design verification
o   Experience on UVM testbench
 
Preferred Qualifications:
o   Knowledge of NVMe protocol
o   Knowledge of NAND interface protocol (ONFI, Toggle)
o   Knowledge of SSD controller architecture
 

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status


Previous Job Searches

Activity Feed

19967
Job shares through Marvell Semiconductor
Someone applied to the RFIC Design Engineer - Analog, deep sub-micron CMOS technologies position. 38 minutes ago
Someone applied to the Analog RFIC Design Engineer - CMOS, Wireless LAN, MIMO - 170134KB position. 45 minutes ago
Someone applied to the Senior Instructional Designer/Technologist position. About an hour ago
Someone applied to the Project Analyst - Associate Project Manager position. About an hour ago
Someone applied to the Entry Level: Digital IC Design Engineer II position. 2 hours ago

Similar Listings

United States, California, Santa Clara

📁 Design Engineering

Requisition #: 181023

United States, California, Santa Clara

📁 Design Engineering

Requisition #: 180961

United States, California, Santa Clara

📁 Design Engineering

Requisition #: 180919