🌎
This job posting isn't available in all website languages

Design Verification Engineer

📁
Design Engineering
📅
180686 Requisition #

Description

·   Work closely with design team to review the design spec and define detailed testplan

·   Develop UVM testbench at block level and SOC level for complex ASIC System-On-Chips

·   Run RTL and gate-level functional verification, debug failures, analyze and improve functional and code coverage

·   Develop and improve the verification flow and methodology


Requirements

·   Bachelors or Masters in Electrical, Computer, or Computer Science

·   Graduation with high GPA is a plus

·   Knowledge of ASIC design and verification flow including RTL design, simulation, synthesis, test bench development, etc.

·   Knowledge of System Verilog

·   Knowledge of UNIX environment, Perl, Shell scripting

·   Knowledge of verification methodology such as UVM/OVM/VMM is a plus

·   Knowledge of standard industry interface such as DDR, PCIE, SATA, SAS, USB, etc. is a plus

·   Good written and oral communication skills in English

·   Start working date: as soon as possible


All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.


Previous Job Searches

Activity Feed

32252
Job shares through Marvell Semiconductor
Someone applied to the Senior Technical Writer position. 7 minutes ago
Someone applied to the Senior Manager position. 7 minutes ago
Someone applied to the RTL Design Intern position. About an hour ago
Someone applied to the Associate Intellectual Property Counsel position. About an hour ago
Someone applied to the Staff Design Engineer - Electrical Characterization position. About an hour ago

Similar Listings

Viet Nam, Ho Chi Minh, Ho Chi Minh

📁 Design Engineering

Requisition #: 180900