This job posting isn't available in all website languages

Lead Verification Engineer - UVM

Design Engineering
181186 Requisition #
Verify functionality of high performance SOC. Architect and implement simulation test bench in UVM. Develop and execute test-plans for verifying correctness and performance of the design. Own and debug failures in simulation to root-cause problems Closely work with logic designers of the block being verified for test plan development, execution, debug, coverage closure and gate level simulations Coach and mentor junior engineers of the team when necessary to achieve successful project outcomes. 

BS in CS/EE with 10+ years of relevant experience, MS with 7+ years of related experience.

  • Strong background in Soc verification methodology and test bench development using HVL such as Verilog, System Verilog, UVM and C/C++. 
  • Strong verification skills, understanding of methodology (object oriented programming, white-box/black-box, directed/random testing, coverage, gate-level simulations). 


  • Prior experience in functional verification of Ethernet network system is preferred. Knowledge of unix/linux environment and scripting (shell/Perl/Python) is a plus. 

Other Skills: 

  • Must have effective interpersonal and teamwork skills. Excellent communication skills. 
  • Ability to interface internally and externally with all levels of the organization. 
  • Participate in problem solving and quality improvement activities. 
  • Demonstrates good analysis and problem-solving skills. Inherent sense of urgency and accountability. Demonstrate initiative and a bias for thoughtful action. 
  • Grounded, detail-oriented, always backs up ideas with facts. Must have the ability to define problems, issues and opportunities, analyze data, establish facts, and draw valid conclusions from various data-sets. 
  • Must have the ability to multi-task in a fast paced environment.  

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Previous Job Searches

Activity Feed

Job shares through Marvell Semiconductor
Someone applied to the Design Engineering - Analog IC Design position. Less than a minute ago
Someone applied to the Senior RTL Design Manager position. 2 minutes ago
Someone applied to the Technical Writer position. 3 minutes ago
Someone applied to the Senior full stack developer position. 5 minutes ago
Someone applied to the Quality & Reliability Engineering - Quality & Reliability Engineering position. 7 minutes ago

Similar Listings

United States, California, San Jose

📁 Design Engineering

Requisition #: 181323

United States, California, San Jose

📁 Design Engineering

Requisition #: 181344

United States, California, San Jose

📁 Design Engineering

Requisition #: 181326