This job posting isn't available in all website languages

Field Application Engineering - Sr. Staff Field Application Engineering

Field Application Engineering
182778 Requisition #
 Responsible for winning designs and managing accounts on a technical level.
• Responsible for continung support of Marvell read channel products at Seagate (Minnesota and Longmont design centers).
• PHY candidate: Evaluate and debug new features in PHY, assist customers in the development of  drive firmware, collect performance data, and resolve application/production issues. These includes  SAS 22.5G and PCIe Gen 4 products. 
• Provides technical support to customers including customer visits and field design support.  
• Acts as a primary technical interface between the company and the customer and responsible for  driving customer issue closure both internally and externally. 
• Establishes Goals and Objectives with the sales staff and representatives of each target account.  Qualifies design activity at the customer engineering level.  
• Participates in the definition of new products and the identification of niche areas that present  new opportunities for Marvell. 
• Makes new product recommendations to Design/Marketing.


• Prefer MSEE with 5+ years of experience in SERDES products, SAS, SATA, PCIe.
• Expert level hands-on experience with read channel bench evaluations and drive integrations. 
• Ability to make technical presentations, application notes & quickly get knowledgeable with  company products. 
• Must be detail oriented and have a strong technical knowledge of disk drive or SSD products. SOC  link/MAC layer experience a strong plus. 
• Uses professional concepts and company’s policies & procedures to solve a wide range of difficult  problems in practical ways. Works on problems of diverse scope. Exercises judgment with generally  defined practices and policies. 
• Familiar with high speed circuit architectures in phase lock loop (PLL), clock data recovery  (CDR), feed forward equalizer (FFE), decision feedback equalizer (DFE). 
 SAS 12G/22.5G and PCIe Gen 3/Gen 4 experience in transmitter-receiver training (both PHY level and protocol  level) are strong plus.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Previous Job Searches

Activity Feed

Job shares through Marvell Semiconductor
Someone applied to the Software Engineering - Software/Firmware Engineering position. 19 minutes ago
Someone applied to the System Engineer position. 28 minutes ago
Someone applied to the System Engineer position. 39 minutes ago
Someone applied to the Staff Firmware Engineer position. 51 minutes ago
Someone applied to the RFIC Design Engineer - Analog, deep sub-micron CMOS technologies position. 56 minutes ago

Similar Listings

United States, California, Santa Clara

📁 Field Application Engineering

Requisition #: 182321