This job posting isn't available in all website languages

Digital IC Design Engineer

Design Engineering
181676 Requisition #


  • ·         Design and develop high-speed and low power digital circuits for Read Channel projects using state-of-the-art IC design methodologies and design flows.
  • ·         Write RTL code for high-speed and multi-clock domain designs.
  • ·         Perform synthesis and pre- and post-layout timing closure.
  • ·         Run the whole front-end design flow such as ATPG, power domain checker, CDC and Formal check.
  • ·         Contribute test specifications and support evaluation of the design in coordination with application and product engineering.
  • ·         Provide design documentation, descriptions and information to application engineers, field application engineers, product engineers, and customers.


o    Major in EE, CS or related.

o    Familiar with Verilog and RTL design

o    Familiar with script languages(perl,tcl,sh etc.) is a plus

o    Familiar with digital signal processing knowledge is a plus

o    Good problem solving and communication skills

o    Good written and spoken English. Be able to work together with global team.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Previous Job Searches

Activity Feed

Job shares through Marvell Semiconductor
Someone applied to the Digital Design Intern (Serdes) position. Less than a minute ago
Someone applied to the Design Verification Engineer - Network Processors position. 3 minutes ago
Someone applied to the ASIC Verification Engineer - New Graduate position. 4 minutes ago
Someone applied to the Digital Design Engineer- Entry Level position. 6 minutes ago
Someone applied to the Program management intern position. 10 minutes ago
Please try again.


Either there was a problem on our end with the action you just performed, or we are currently having technical difficulties with our system. Please try again later.