🌎
This job posting isn't available in all website languages
📁
Design Engineering
📅
181902 Requisition #

Responsibilities:  

  • Implement modern DFT solutions for leading edge ICs on latest technology nodes.
  • Understand and then implement the Cavium DFT architecture
  • Work with RTL, custom digital/analog, verification, physical implementation, and timing teams during this DFT implementation.
  • Set-up, run, and debug block-level, SOC-level as well as full-chip ATPG runs
  • Drive successful bring-up of test patterns and features post tape-out

#LI-KB1

#GLDR

Required:

  • Good understanding of scan test, functional test, JTAG, and other test methodologies
  • Some background in IC RTL design and using Verilog/SystemVerilog
  • Some knowledge of Synthesis and static timing process
  • Excellent programming skills with scripting languages such as Perl/TCL/Python
  • Demonstrate outstanding problem solving and analytic skills.

 Preferred/Plus: 

  • Understanding of chip debug features and capabilities strongly desired

 Other Skills: 

  • Must have effective interpersonal and teamwork skills.
  • Proficiency in working with cross functional and cross site teams.
  • Excellent communication skills
  • Has an inherent sense of urgency and accountability.

 Education: 

  • BSEE with 2+ years of experience in DFT

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.


Previous Job Searches

Activity Feed

32047
Job shares through Marvell Semiconductor
Someone applied to the RTL Design Intern position. About an hour ago
Someone applied to the Director, Hardware Design Engineering position. About an hour ago
Someone applied to the Senior Staff Physical Design Engineer (Global Timing) position. 3 hours ago
Someone applied to the Intern - Software/firmware engineer position. 5 hours ago
Someone applied to the Entry Level Post-Silicon Systems Validation Engineer position. 5 hours ago

Similar Listings

United States, California, San Jose

📁 Design Engineering

Requisition #: 181323

United States, California, San Jose

📁 Design Engineering

Requisition #: 182805

United States, California, San Jose

📁 Design Engineering

Requisition #: 182709