🌎
This job posting isn't available in all website languages

Design Verification Engineer

📁
Design Engineering
📅
181678 Requisition #

Responsibility: 
o    Work together with algorithm team and design team to develop testplan and testcases for various blocks in our Read Channel products. 
o    Maintain and help improve UVM based verification environment. 

o    Develop checker/driver and test cases to verify read channel designs.

o    Research on some advanced verification technology such as assertion based formal verification.


Requirement:

o    Major in EE, CS or related.

o    Familiar with Verilog and RTL design

o    Familiar with System-Verilog and UVM verification methodology

o    Familiar with script languages(perl,tcl,sh etc.) is a plus

o    Familiar with digital signal processing knowledge is a plus

o    Good problem solving and communication skills

o    Good written and spoken English. Be able to work together with global team.


All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.


Previous Job Searches

Activity Feed

39106
Job shares through Marvell Semiconductor
Someone applied to the Software Test Engineer position. 22 minutes ago
Someone applied to the IT Network Engineer position. 31 minutes ago
Someone applied to the Software Test Engineer position. 45 minutes ago
Someone applied to the Software Intern position. 52 minutes ago
Someone applied to the Manager Software Engineering position. About an hour ago
Please try again.

Oops!

Either there was a problem on our end with the action you just performed, or we are currently having technical difficulties with our system. Please try again later.