🌎
This job posting isn't available in all website languages

Design Verification Engineer

📁
Design Engineering
📅
181678 Requisition #

Responsibility: 
o    Work together with algorithm team and design team to develop testplan and testcases for various blocks in our Read Channel products. 
o    Maintain and help improve UVM based verification environment. 

o    Develop checker/driver and test cases to verify read channel designs.

o    Research on some advanced verification technology such as assertion based formal verification.


Requirement:

o    Major in EE, CS or related.

o    Familiar with Verilog and RTL design

o    Familiar with System-Verilog and UVM verification methodology

o    Familiar with script languages(perl,tcl,sh etc.) is a plus

o    Familiar with digital signal processing knowledge is a plus

o    Good problem solving and communication skills

o    Good written and spoken English. Be able to work together with global team.


All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.


Previous Job Searches

Activity Feed

32081
Job shares through Marvell Semiconductor
Someone applied to the Software Test Engineer, Automotive position. 11 minutes ago
Someone applied to the Program Manager - Wireless position. 46 minutes ago
Someone applied to the Staff software engineer (Linux Kernel) position. 48 minutes ago
Someone applied to the Litigation Paralegal position. About an hour ago
Someone applied to the Digital IC Design and Verification Engineer -- Entry Level position. 3 hours ago

Similar Listings

China, Shanghai, Shanghai

📁 Design Engineering

Requisition #: 181057

China, Shanghai, Shanghai

📁 Design Engineering

Requisition #: 181630

China, Shanghai, Shanghai

📁 Design Engineering

Requisition #: 180879