🌎
This job posting isn't available in all website languages

Design Verification Engineer

📁
Design Engineering
📅
181677 Requisition #
Thanks for your interest in the Design Verification Engineer position. Unfortunately this position has been closed but you can search our 439 open jobs by clicking here.

Requirement:

o    Major in EE, CS or related.

o    Familiar with Verilog and RTL design

o    Familiar with System-Verilog and UVM verification methodology

o    Familiar with script languages(perl,tcl,sh etc.) is a plus

o    Familiar with digital signal processing knowledge is a plus

o    Good problem solving and communication skills

o    Good written and spoken English. Be able to work together with global team.


All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.


Previous Job Searches

Activity Feed

37962
Job shares through Marvell Semiconductor
Someone applied to the Design Verfication Intern position. 9 minutes ago
Someone applied to the Data Analytics Intern position. 15 minutes ago
Someone applied to the Architecture Modeling Engineer, Hardware Intern position as a result of Jitendra Uttamchandani's referral. 17 minutes ago
Someone applied to the Architecture Intern position as a result of Jitendra Uttamchandani's referral. 20 minutes ago
Someone applied to the Micro-architecture verification Intern position as a result of Jitendra Uttamchandani's referral. 21 minutes ago
Please try again.

Oops!

Either there was a problem on our end with the action you just performed, or we are currently having technical difficulties with our system. Please try again later.