This job posting isn't available in all website languages
Design Engineering
190439 Requisition #
Thanks for your interest in the Design Verfication Intern position. Unfortunately this position has been closed but you can search our 0 open jobs by clicking here.

Minimum Qualifications:

o   Candidate MUST be currently pursuing a BS/MS (preferred) degree in CS/EE or related technical field(s)

o   Basic understanding of Verilog and SystemVerilog

o   0-1 years of previous experience


Preferred Qualifications:

o   Excellent Design and Development experience, pursuing an MS in EE/CS and good verbal and written communication skills

o   Solid understanding of verification methodologies such as UVM/OVM/VMM

o   Strong Programming Skills in SystemVerilog/C++, in a Unix type environment, with good problem solving skills

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Previous Job Searches

Activity Feed

Job shares through Marvell Semiconductor
Shubhanshu Gupta referred a link. 12 hours ago
Shubhanshu Gupta referred a link. 12 hours ago
Sam Li referred a link. 1 day ago
Yu Liu referred a link. 1 day ago
Chad Reese referred a link. 2 days ago