This job posting isn't available in all website languages

Design Engineering - Design Verification

Design Engineering
182460 Requisition #

About the Position:

Our team is building key IPs in SSD controller, like NVMe IP and flash controller IP. These IPs decide the functions and performance of SSD controller. Due to broad range of market targets, this team is required to make design flexible to support requirement from different market segments in a short period of time. This position will expose to this design technic and as well all algorithms like interface with host and NAND and advanced LDPC error correcting technology.

This position in particular is focusing on NVMe IP. The challenge of this position as senior staff design verification engineer is to have deep understanding of NVMe protocol and our NVMe IP architecture. Then you will need to design UVM-based test environment to cover as many corners as possible. You will need to involve to come up with test plan, coverage check points, coverage script, test bench architecture, sequence agent design, scoreboard design … etc.



o   Develop next generation SSD controller utilizing advanced digital technologies.

o   Writing Test suits for SSD controllers in UVM environment

o   UVM test bench development

o   Maintain and enhance UVM environment to support Advanced SOC features

o   Debugging test benches

o   Perform functional verification of design on block and system level.

o   Provide design documentation, description and information to internal and external customers.

MSEE with 5-8 years of experience in digital design with knowledge of the following areas

Minimum Qualifications:

o   MSEE with 5-8 years of experience in design verification

o   Experience on UVM testbench


Preferred Qualifications:

o   Excellent Design and Development experience, pursuing an MS in EE and good verbal and written communication skills

o   Good understanding of Linux/Unix/BSD Internals, with experience working on Multi-threaded systems

o   Strong Programming Skills in Scripting/programming language like PERL/Python, TCL & C/C++, in a Unix type environment, with good problem solving skills

o   Familiarity of ASIC design flow

o   Understanding of SSD controller architecture is a big plus

o   Understanding of NVMe protocol is a big plus

o   SSD/NAND/NVMe/LDPC background knowledge is a big plus.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Previous Job Searches

Activity Feed

Job shares through Marvell Semiconductor
Someone applied to the ASIC Design Engineer - Entry Level Professional position. About a minute ago
Someone applied to the Program management intern position. 18 minutes ago
Someone applied to the Hardware Engineer Intern position. 28 minutes ago
Someone applied to the Firmware Engineer - Intern position. 39 minutes ago
Someone applied to the Design Verification Intern position. 47 minutes ago

Similar Listings

China, Shanghai, Shanghai

📁 Design Engineering

Requisition #: 182903

China, Shanghai, Shanghai

📁 Design Engineering

Requisition #: 181630

China, Shanghai, Shanghai

📁 Design Engineering

Requisition #: 181059