🌎
This job posting isn't available in all website languages

Design Engineering - Analog IC Design

📁
Design Engineering
📅
181630 Requisition #

  Become a member of a world-class analog design team in providing high performance analog and mixed mode circuits and IPs for leading data communications and networking products. Designers have opportunities to design high performance Serdes, analog-to-digital converters (ADC), digital-to-analog converters (DAC), filter, adaptive equalizers, clock and data recovery (CDR) circuits, and phase-locked loop (PLL) or other timing circuits. Team members participate in circuit architecture, circuit implementation, design review, layout, and silicon validation.

 

  Job Requirement

 

  ◇ Solid understanding on circuit analysis, verification and IC design technology 

  ◇ Experience using analog simulation tools .

  ◇ Good silicon debug capability .

  ◇ Excellent verbal and written communication skills

  ◇ Ability to work effectively within a team environment  

       - Responsible for Key IP development, including design, guiding layout, debug. 

       - Responsible for working closely with marketing, application, product and test engineers 

       - Responsible for bench evaluation in Lab for the designed silicon 

       - Responsible for coaching the layout engineer 

       - Responsible for mix-signal processing products design 

 

    Other analog design experiences in one or more of the following fields are highly desired: 

     precision band gap, low noise high precision opamp, precision comparator, switch-capacitor circuit; 

     Serdes, PLLs, oscillators. 

     delta-sigma ADC, SAR ADC or other high speed ADC.


  Become a member of a world-class analog design team in providing high performance analog and mixed mode circuits and IPs for leading data communications and networking products. Designers have opportunities to design high performance Serdes, analog-to-digital converters (ADC), digital-to-analog converters (DAC), filter, adaptive equalizers, clock and data recovery (CDR) circuits, and phase-locked loop (PLL) or other timing circuits. Team members participate in circuit architecture, circuit implementation, design review, layout, and silicon validation.

 

  Job Requirement

 

  ◇ Solid understanding on circuit analysis, verification and IC design technology 

  ◇ Experience using analog simulation tools .

  ◇ Good silicon debug capability .

  ◇ Excellent verbal and written communication skills

  ◇ Ability to work effectively within a team environment  

       - Responsible for Key IP development, including design, guiding layout, debug. 

       - Responsible for working closely with marketing, application, product and test engineers 

       - Responsible for bench evaluation in Lab for the designed silicon 

       - Responsible for coaching the layout engineer 

       - Responsible for mix-signal processing products design 

 

    Other analog design experiences in one or more of the following fields are highly desired: 

     precision band gap, low noise high precision opamp, precision comparator, switch-capacitor circuit; 

     Serdes, PLLs, oscillators. 

     delta-sigma ADC, SAR ADC or other high speed ADC.


All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.


Previous Job Searches

Activity Feed

38252
Job shares through Marvell Semiconductor
Shiva Allen referred the Travel & Card Program Manager position. About a minute ago
Shiva Allen referred the Travel & Card Program Manager position. 4 minutes ago
Someone applied to the Design Engineering - Digital IC Design position. 6 minutes ago
Someone applied to the Digital Design Intern (Serdes) position. 8 minutes ago
Someone applied to the Design Verification Engineer - Network Processors position. 11 minutes ago
Please try again.

Oops!

Either there was a problem on our end with the action you just performed, or we are currently having technical difficulties with our system. Please try again later.