🌎
This job posting isn't available in all website languages
📁
Design Engineering
📅
181652 Requisition #
The engineer will take ownership over a unit or several units. He will do unit level design and verification and will plan and execute the verification. He will also participate in the cluster level verification.
The engineer will work with architects to understand and influence the unit architecture, plan and implement design changes in Verilog or SV, plan and implement verification environment in UVM, and execute the verification plan until quality criteria is met.
  • Electrical engineering B.Sc graduate
  • Design RTL experience in Verilog or SV
  • Verification experience in SV, UVM, perl,
  • Knowledge in programming
  • Good learning skills
  • Problems solving skill
  • Ability to be a part of a team, working in cooperation

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.


Previous Job Searches

Activity Feed

32252
Job shares through Marvell Semiconductor
Someone applied to the RTL Design Intern position. 43 minutes ago
Someone applied to the Associate Intellectual Property Counsel position. 46 minutes ago
Someone applied to the Staff Design Engineer - Electrical Characterization position. About an hour ago
Someone applied to the Staff Digital IC Design Engineer position. About an hour ago
Someone applied to the Digital IC Design and Verification Intern position. About an hour ago

Similar Listings

Israel, Yokneam, Yokneam

📁 Design Engineering

Requisition #: 181749

Israel, Yokneam, Yokneam

📁 Design Engineering

Requisition #: 181750

Israel, Yokneam, Yokneam

📁 Design Engineering

Requisition #: 182306