🌎
This job posting isn't available in all website languages
📁
Design Engineering
📅
181652 Requisition #
The engineer will take ownership over a unit or several units. He will do unit level design and verification and will plan and execute the verification. He will also participate in the cluster level verification.
The engineer will work with architects to understand and influence the unit architecture, plan and implement design changes in Verilog or SV, plan and implement verification environment in UVM, and execute the verification plan until quality criteria is met.
  • Electrical engineering B.Sc graduate
  • Design RTL experience in Verilog or SV
  • Verification experience in SV, UVM, perl,
  • Knowledge in programming
  • Good learning skills
  • Problems solving skill
  • Ability to be a part of a team, working in cooperation

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.


Previous Job Searches

Activity Feed

39106
Job shares through Marvell Semiconductor
Someone applied to the Software Test Engineer position. 22 minutes ago
Someone applied to the IT Network Engineer position. 31 minutes ago
Someone applied to the Software Test Engineer position. 45 minutes ago
Someone applied to the Software Intern position. 52 minutes ago
Someone applied to the Manager Software Engineering position. About an hour ago
Please try again.

Oops!

Either there was a problem on our end with the action you just performed, or we are currently having technical difficulties with our system. Please try again later.