This job posting isn't available in all website languages

Design and Verification engineer

Design Engineering
181654 Requisition #
The engineer will join the cluster verification team taking ownership over cluster related tasks such as: Generation/Test-Bench/Reference Model. He will also take part in specific features verification (FWS & performance testing, PFC, etc)
The engineer will participate in the verification plan activities and will influence u-Arch, design and verification tasks. He will also need to work with Chip-Design verification team, supporting them with integrating our environment in Full-Chip verification environment
    • Electrical engineering B.Sc graduate
    • Design RTL experience in Verilog or SV
    • Verification experience in SV, UVM, perl,
    • Knowledge in programming
    • Good learning skills
    • Problems solving skill
    • Ability to be a part of a team, working in cooperation

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Previous Job Searches

Activity Feed

Job shares through Marvell Semiconductor
Someone applied to the Sr. Staff Hardware Engineer position. 3 minutes ago
Someone applied to the Software Test Engineer position. 48 minutes ago
Someone applied to the IT Network Engineer position. 57 minutes ago
Someone applied to the Software Test Engineer position. About an hour ago
Someone applied to the Software Intern position. About an hour ago
Please try again.


Either there was a problem on our end with the action you just performed, or we are currently having technical difficulties with our system. Please try again later.