This job posting isn't available in all website languages

Support Engineer – Hardware Lab

Hardware Engineering
182652 Requisition #

The Compliance/Electrical Test Engineer and Lab Manager is a dual function role within the Boise Design Center.  The engineer is responsible for running electrical and compliance testing on a wide variety of high-speed and SERDES interfaces including USB, PCIe, Gig-Ethernet, SATA,  installing, configuring, and maintaining lab equipment, and infrastructure in support of Post-Silicon Validation and engineering/development activities. You will be responsible for ensuring that the labs are maintained at the highest levels of quality and efficiency by following established best practices and developing new ones. Candidate must demonstrate a strong desire to provide best in class service to all customers of the labs and will collaborate with remote peers on a regular basis to ensure alignment with global processes.


Compliance/Electrical Test Engineer and Lab Manager




  • Electrical characterization of high speed IO to support device production release
  • Conduct Compliance Testing on I/O interfaces including USB, PCIe, GigE, 10G, SATA, SFP+, …
  • Conduct Electrical characterization against specification and across PVT.
  • Understand standards for these I/O interfaces and requirements for meeting these standards.
  • Help in the process of Phy tuning in conjunction with internal and 3rd party designers.



  • Install and maintain lab equipment
  • Manage power and cable infrastructures following established best practices.
  • Provide troubleshooting and break/fix support. 
  • Work with asset management team to maintain accurate inventories for all lab assets.
  • Support lab change requests and provide strong communication to lab customers for status.
  • Assist engineers with tactical deliverables.
  • Monitor performance/utilization and make recommendations for improvement.
  • Serve as primary point of contact for all questions/issues pertaining to lab activity.
  • Understanding of data center physical requirements - power, cooling, cabling etc.
  • Must be willing to take ownership of issues and resolve them with a sense of urgency.
  • A minimum of 10 years of related experience. 


  • A team player with good oral and written communication skills, ability to work in cross-functional team
  • Desired experience includes in-depth knowledge of standard interfaces such as USB, PCIe, GigE, …
  • Experience of hands on testing and validation of I/Os across PVT
  • Expert experience and knowledge of lab measurement methodologies and equipment, including test automation methodologies and revision control
  • Quality-minded, result oriented
  • Able to work across disciplines and manage time across several demands
  • Crisp and concise communication skills (both verbal and written) are required

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Previous Job Searches

Activity Feed

Job shares through Marvell Semiconductor
Someone applied to the RTL Design Intern position. About an hour ago
Someone applied to the Director, Hardware Design Engineering position. About an hour ago
Someone applied to the Senior Staff Physical Design Engineer (Global Timing) position. 2 hours ago
Someone applied to the Intern - Software/firmware engineer position. 4 hours ago
Someone applied to the Entry Level Post-Silicon Systems Validation Engineer position. 4 hours ago